mirror/ghidra
1
0
Fork 0
mirror of https://github.com/NationalSecurityAgency/ghidra.git synced 2026-08-08 07:40:39 -09:00
Code Issues Packages Projects Releases Wiki Activity

GP-941: Correct SparcV9 register operand display to be consistent

Browse Source
This commit is contained in:
ghidorahrex
2026-06-08 17:36:39 +00:00
parent c16c4c6545
commit bab81cb679
1 changed files with 7 additions and 7 deletions
Download Patch File Download Diff File Expand all files Collapse all files

14
Ghidra/Processors/Sparc/data/languages/SparcV9.sinc
View File

@@ -342,23 +342,23 @@ if (DECOMPILE_MODE) goto <skip_rotate>;
#There are special cases for source operands RS1 and RS2 which just return the constant 0 when the
#specified register is g0
RS1: rs1 is rs1 & rs1_zero=0 { export 0:$(SIZE); }
RS1: rs1 is rs1 { export rs1; }
RS1: "%"^rs1 is rs1 & rs1_zero=0 { export 0:$(SIZE); }
RS1: "%"^rs1 is rs1 { export rs1; }
RS2: rs2 is rs2 & rs2_zero=0 { export 0:$(SIZE); }
RS2: rs2 is rs2 { export rs2; }
RS2: "%"^rs2 is rs2 & rs2_zero=0 { export 0:$(SIZE); }
RS2: "%"^rs2 is rs2 { export rs2; }
#For the destination operand RD, we export a temporary varnode with value 0.
#This is because writes to g0 are allowed, but they have no visible effect (see the Sparc manual).
#This way the value of g0 won't appear to change when using the pcode emulator.
#
RD: rd is rd & rd_zero=0 { local tmp:$(SIZE) = 0; export tmp; }
RD: "%"^rd is rd & rd_zero=0 { local tmp:$(SIZE) = 0; export tmp; }
# didrestore is picked up by call instruction only
# this will cause any instruction that assigns to the o7 return address register
# in the delay slot of a call instruction to turn the call into a call/return
#
RD: rd is rd & rd_d=15 { didrestore = 1; export rd; }
RD: rd is rd { export rd; }
RD: "%"^rd is rd & rd_d=15 { didrestore = 1; export rd; }
RD: "%"^rd is rd { export rd; }
regorimm: RS2 is i=0 & RS2 { export RS2; }
regorimm: simm13 is i=1 & simm13 { export *[const]:$(SIZE) simm13; }